Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
F
FPGA_Design
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
David Schwietering
FPGA_Design
Contributor analytics
Contributor analytics
7d0764bf8a17dd0d430d17b3c91049541ba4ae5b
Switch branch/tag
0 results
History
Commits to
7d0764bf8a17dd0d430d17b3c91049541ba4ae5b
Excluding merge commits. Limited to 6,000 commits.
Number of commits
0
1
2
3
4
5
Dec
Commits
Avg: 1.67 · Max: 5
David Schwietering
10 commits (ds280080@fh-muenster.de)
Commits
0
1
2
3
4
5
Dec
Commits
Avg: 1.67 · Max: 5